In order to satisfy the rising demand for high performance and affordable lithium-ion batteries for mobile energy storage applications, the development of high capacity active materials is necessary. Amongst anode candidates, [1] [2] [3] [4] [5] [6] silicon is especially attractive owing to its high specific capacity (3579 mAh/g for lithiation to the amorphous phase limit of Li 15 Si 4 vs. 372 mAh/g for graphite to composition LiC 6 ) and high natural abundance. 2, 4, [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] However, silicon electrodes suffer from accelerated capacity fade compared to established intercalation electrodes, which is attributed to losses originating from fracture and fragmentation induced by the nearly 300% particle volume expansion upon lithiation. 4, 25 The general trend toward nanoscaling of silicon has been motivated almost entirely by these considerations. Novel electrode architectures 13, 16, [26] [27] [28] [29] [30] [31] [32] and cycling regimes have been developed to limit capacity fade, 4, 23 and modeling 22 can guide the design of fracture-resistant microstructures. However, an equally important, and to our knowledge overlooked consideration, is the high interfacial current density (current per area of particle/liquid electrolyte interface) required to access the exceptionally high volumetric capacity of Si (8.3 Ah/cm 3 vs. 0.84 Ah/cm 3 for graphite). Since the reduction of particle size (increase of surface area/volume ratio) also reduces the current density necessary to charge or discharge the particle at a given C-rate, nanoscaling has the additional consequence of lowering the interfacial overpotential required to drive the electrochemical charge-transfer reaction. In this work we seek to understand electrochemical charge transfer kinetics at the silicon-liquid electrolyte interface, and its role in determining the performance of silicon anodes.
A few studies have previously reported Butler-Volmer exchange current density values for the silicon electrode, 11, 22, [33] [34] [35] [36] wherein the current density is given by: where j is the current density, j o is the exchange current density (i.e., the materials-dependent parameter that encompasses structure and composition effects at the solid-liquid electrolyte interface), * Electrochemical Society Active Member.
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, T is temperature, and η is the overpotential. Baggetto et al. 34 reported exchange current density values as a function of state of charge, with an average value of j o ∼ 1 mA/cm 2 , obtained from periodic electrochemical impedance spectroscopy (EIS) experiments during galvanostatic intermittent titration tests (GITT) of a 50 nm thick polycrystalline silicon films deposited using low pressure chemical vapor deposition. The geometric planar area of the electrode was used to calculate the exchange current density. Since the electrode initially underwent a complete lithiation/delithiation cycle and the EIS experiments were conducted during delithiation of the fully lithiated Li 15 Si 4 phase, the silicon film will experience tensile stresses that may induce cracking and the creation of additional electroactive surface area. 12 Sethuraman et al. 21, 38 reported density j o value of 10 −10 mA/cm 2 from fitting open-circuit relaxation data following galvanostatic cycling of silicon thin films deposited by pulse laser deposition. This j o value would imply that only very low C-rates can be used in practice; the kinetic overpotential calculated from the Butler-Volmer equation is ∼1 V at 1C rate for a Si particle diameter of 150 nm. In another study, Chandrasekaran et al. 11 obtained j o ∼ 10 −3 mA/cm 2 upon tuning their single silicon particle model to fit experimental cyclic voltammetry (CV) and GITT data obtained from silicon composite and nanowire electrodes. 11 A similar CV and potentiostatic intermittent titration technique (PITT) experimental data fitting approach was employed by the Cheng group, who however obtained hundredfold higher exchange current density of ∼0.1 mA/cm 2 . 35, 36 Exchange current density data from the reviewed literature is summarized in Table I . Clearly, there is enormous variability in the reported values of exchange current density for the silicon-liquid electrolyte interface.
Experimental
To overcome previous sample configuration uncertainties, we developed an experimental methodology that uses single-crystal silicon wafers of defined orientation and surface area, along with a cycling procedure that avoids electrode surface cracking but allows establishment of the solid-electrolyte interphase (SEI) representative of a typical silicon-liquid electrolyte interface. Chon et al. 12 studied stress and damage evolution in a crystalline silicon wafer during the initial lithiation-delithiation cycle, and found that in the first lithiation half cycle, a surface layer of amorphous lithiated silicon phase forms on the crystalline wafer. The volume expansion of the amorphous layer during lithiation is constrained by the underlying crystalline phase, giving rise to surface compressive stresses that do not cause mechanical damage. Subsequent delithiation of the amorphous layer creates tensile stresses leading first to plastic deformation followed by fracture at the end of delithiation. In the present work, we limited cycling to the first lithiation half-cycle down to 50 mV w.r.t. Li/Li + , during which SEI growth is facilitated and the quasi-equilibrium potential for lithiation/delithiation is reached. Thereafter, EIS experiments were conducted to measure the electron transfer reaction resistance from which the exchange current density is obtained.
Electrode/cell preparation.-Single-side polished crystalline (100) and (111) silicon wafers (500 μm thickness and 0.001-0.005 -cm resistivity, University Wafer, Inc. (Boston, Massachusetts, USA), were scribed and fractured into samples of 0.35-0.5 cm 2 area. The samples were washed with dimethyl carbonate (DMC), then assembled into two-electrode SwageLok type cells in an Ar-filled glove box using a Tonen separator (Minato-ku, Tokyo, Japan) and lithium foil as the counter electrode. Results were obtained for two electrolyte formulations, a base electrolyte consisted of 1 M LiPF 6 dissolved in a 1:1 weight ratio of ethylene carbonate (EC) and DMC, and an electrolyte typical of current practice consisting of the base electrolyte plus 10 wt% and 2 wt% fluoroethylene carbonate (FEC) and vinylene carbonate (VC), respectively. This electrolyte formulation has been shown to improve Si electrode cycling performance and has been adopted by several research groups. 23, 32, 39, 40 Electrode characterization.-Silicon wafers with native SiO 2 films were used for all experiments. The thickness of the SiO 2 film was determined to be 15 ± 3 nm, using a variable angle ellipsometer from Gaertner Scientific Corp. (Skokie, Illinois, USA). The surface of the silicon wafer was imaged using a Zeiss Merlin high-resolution scanning electron microscope (SEM) operating under an accelerating potential of 3 kV and a working distance of 5 mm.
Electrochemical experiments.-Cyclic voltammetry (CV), potentiostatic cycling, and EIS experiments were conducted at room temperature using a Biologic VMP3 potentiostat. In the CV experiments, the cell voltage was cycled between 50 mV-1 V w.r.t. Li/Li + at a scan rate of 25 μV/s. For potentiostatic cycling, the voltage of a freshly assembled cell was first held at 150 mV w.r.t. Li/Li + in order to drive the SEI formation reactions. Once the current dropped below 100 nA, the cell voltage was then held at 50 mV w.r.t. Li/Li + until 200 μAh or 0.4 mAh/cm 2 of charge had passed. The cell was then allowed to rest until the open circuit voltage (OCV) decay rate was less than 1 mV/hour. EIS was then conducted on the cell, wherein the sinusoidal voltage amplitude was set to 10 mV and the frequency was swept from 1 MHz to 10 mHz. The impedance data was fit using an equivalent circuit model built in ZView software (Scribner Associates, Inc., Southern Pines, North Carolina, USA). Numerical values were extracted from the EIS data after fitting by complex non-linear least-squares regression analysis.
Results and Discussion
To verify when electrochemically-induced fracture does and does not occur, silicon wafers were galvanostatically cycled at a current density of 10 μA/cm 2 between 50 mV and 1 V w.r.t. Li/Li + . SEM images of a typical silicon wafer electrode surface taken immediately after the first lithiation half cycle (to 50 mV) and after the first delithiation half cycle (to 1 V) are shown in Figure 1a and Figures 1b-1d , respectively. The wafer surface is crack free after the first lithiation step, while clear cracks form after the subsequent delithiation step. This result is in agreement with Chon et al.'s stress evolution vs. time data shown in Figure 3 of Ref. 12 . It is clear that these cracks form in the silicon itself and not the SEI, as the crack depth (>1 μm) far exceeds the thickness of the SEI (∼10 nm). 18 The effect of increasing surface area during repeated cycling was clearly observed in CV experiments ( Figure 2 ). Beginning with a pristine silicon wafer, it is seen that with each successive CV cycle the peak positions are relatively unchanged, but the absolute value of current increases systematically. This behavior is due to the cycling-induced increase in active surface area of the electrode with each successive cycle, and illustrates how errors in geometric area can be readily introduced. In this case there is about a factor of three increase in current density between the second and four cycles, with corresponding errors in the calculated exchange current density.
It has been shown that majority of the SEI growth typically occurs during the first cycle on silicon. 21 In order to measure exchange current densities in the presence of SEI that is typical of silicon anodes in use, the following electrochemical pretreatment was carried out. During the first lithiation (inset in Fig. 2 ), reduction peaks are observed at ∼0.7 V and ∼1.6 V w.r.t. Li/Li + , which have been attributed to reduction of EC and DMC, respectively. 41 The sloped background showing increasing current with decreasing voltage during this first lithiation half cycle reflects further contributions from solvent and electrolyte salt reduction as the lithiation potential is reduced. In order to grow a stable SEI layer on the silicon wafer surfaces, the cell potential was first held at 150 mV vs. Li/Li + until the current decayed to ∼100 nA, Figure 3a . The total charge passed during this period is ∼100 μAh or ∼0.2 mAh/cm 2 . Next, to lithiate the silicon wafer surface, the cell potential is decreased to 50 mV vs. Li/Li + , and held until 200 μAh or 0.4 mAh/cm 2 of charge has passed (Figure 3a) . At this area capacity, the depth of the lithiated silicon layer far exceeds the thickness of any SEI, as it is equivalent to ∼1 μm even for the most highly lithiated composition, Li 3.75 Si. After the lithiation step, the cell was held under open-circuit conditions until the voltage decay rate is below 1 mV/hour, reaching an OCV of ∼0.25 V after 25 hours (Figure 3a ). This OCV lies between the oxidation and reduction peaks in Figure 2 , allowing lithiation and delithiation to be induced by small bias potentials during EIS. Figures 3b and 3c show the EIS spectra obtained for (100) orientation wafers after the above pretreatment, for electrolytes with and without the FEC and VC additives, respectively. The equivalent circuit model used to fit the EIS data is shown as an inset in Figure  3b . 42 The Nyquist spectra show the expected features which were fit using 6 circuit elements as follows: A high frequency intercept on the real impedance axis which represents the ohmic transport losses in the electrolyte and bulk-Si is modeled by the resistance, R ohmic . Since highly conductive Si wafers were used, R ohmic comprises mostly the electrolyte resistance. A characteristic depressed semi-circle follows which is comprised of resistance from charge transport in the SEI film and the charge transfer reaction at the silicon electrode surface, both of which are modeled using parallel RC circuits in series with elements R SEI , constant phase element CPE SEI , and R ct , CPE ct , respectively. CPE's are often used in models in place of capacitors to model the inhomogeneity in the system. It has been shown that charge transfer across the SEI film is activated at a higher characteristic frequency (∼10 kHz) compared to the surface electron transfer process (∼100 Hz), 43 which can be estimated as ω SEI = (R SEI CPEc SEI ) −1 and ω ct = (R ct CPEc ct ) −1 , respectively, where CPEc SEI and CPEc ct are the near capacitive impedance components of CPE SEI and CPE ct , respectively. By evaluating and comparing the characteristic frequencies of the two RC circuits, circuit elements corresponding to SEI film resistance and the electron transfer process can be uniquely identified. 43 The semi-circular arc is followed by a ∼45
• line which is characteristic of lithium diffusion in bulk Si, and modeled using a Warburg circuit element, W diffusion . Fitting parameter values are summarized in Table II . The average percentage error between the experimental data and the fit, calculated from the weighted sum of squares, is ∼3.3%. Data for three separate samples are shown in each of Figures 3b and  3c , from which a high degree of reproducibility is evident. The electron transfer reaction resistance, R ct , is summarized in Table III for Weighted sum of squares (average percentage) error = ∼3.3% χ 2 = ∼0.02
(applicable at low overpotentials):
The charge transfer reaction is approximated as a one-electron process (n = 1), and the surface area, A, is assumed to be the geometric area (0.5 cm 2 for (100) wafers and 0.35 cm 2 for (111) wafers). j o is thus found to be 0.1 ± 0.01 mA/cm 2 and 0.09 ± 0.01 mA/cm 2 for the electrolytes with and without FEC and VC, respectively, in the case of the (100) wafers. Note the very similar j o despite the larger difference in the impedance intercept (Figs. 3b and 3c ), which shows that in the equivalent circuit model there is a larger contribution from SEI impedance when FEC and VC additives are not used. The additives FEC 39 and VC 40 are known to suppress solvent and salt reduction, resulting in thinner and more stable SEI films with lower impedance. In the case of the (111) wafers, j o is 0.09 ± 0.01 mA/cm 2 for the electrolyte with FEC and VC, nearly identical to results for the (100) wafers. Thus we see virtually no variation in j o with silicon surface orientation, and obtain j o ∼ 0.1 mA/cm 2 for the silicon-liquid electrolyte interface after SEI is formed. The absence of a significant wafer orientation dependence is not surprising, given that the lithiated silicon at the surface is amorphous. Silicon particles used in battery electrodes would also be expected to have largely isotropic surface properties once transformed to amorphous phase. There is no evidence in prior literature that the SEI differs substantially for different silicon crystal orientations.
While it is known that j o is generally a function of the electrode state of charge (SOC), 37 an accurate determination of this relationship for silicon electrodes is challenging because of the uncertainty in estimating SOC during the first lithiation step due to the irreversible consumption of Li for SEI layer growth and the phase transformation from crystalline to amorphous silicon. As discussed earlier, the active area changes during subsequent cycles due to surface cracking, introducing further uncertainty into the exchange current density measurements. Thus the dependence of j o on SOC was not characterized in this study.
The implications of these results for silicon negative electrodes are now considered. In Table IV , reported exchange current density values for several anode and cathode materials are listed. The current density j required to charge or discharge an isolated particle of volume V, surface area A, density ρ, and specific capacity c is:
Here i is the current, Q is the charge passed, and C is the C-rate. For spherical particles Eq. 3 simplifies to:
Consider specifically the cases of silicon and graphite. The product (c * ρ) in Eq. 4, containing the materials parameters, is about ten times greater for silicon compared to graphite (∼8.3 Ah/cm 3 for Si vs. ∼0.84 Ah/cm 3 for graphite). The effect of lithiation on molar volume, although not explicitly written, results in nearly compensating effects of molar volume expansion and decreasing density upon lithiation. Therefore, for a given C-rate and particle diameter, the current density at a silicon particle surface is also about ten times greater than for a graphite particle. The usable conditions for each electrode material are related to the value of the kinetic overpotential, which for small overpotentials is given by:
In Figure 4 , we plot the overpotential as a function of particle diameter (up to 5 μm) and C-rate (up to 10C rate) for silicon and graphite, respectively, using j o values from the current work for silicon and from reference 43 for graphite. We assume isotropic surface properties for the reasons discussed earlier, and neglect any SOC dependence of j o . For silicon, the overpotential at 1 μm and 2C rate is ∼60 mV, and at 5 μm and 10C rate is ∼220 mV. For graphite under the same conditions, the overpotential is ∼1 mV and ∼20 mV, respectively. These comparisons show the limitations presented by the combination of a low exchange current density and very high volumetric capacity for Table III . Charge transfer resistance, R ct , and exchange current density, j 0 , obtained from EIS data for (100) and (111) silicon wafers in lithium half-cells. Three wafer samples were measured for each condition.
Sample-1
Sample-2 Sample-3 Average
Wafer type Electrolyte Figure 4 . Overpotential for (a) silicon, and (b) graphite, as a function of particle diameter (0-5 μm) and C-rate (0-10C). For silicon, the overpotential reaches ∼220 mV at 5 μm and 10C rate, whereas for graphite, the overpotential is ∼20 mV under the same conditions. silicon (and by inference, other high capacity metal and metalloid anodes). High overpotentials combined with low insertion potentials will result in lithium plating at the anode at a critical C-rate that can be determined for each material. Obrovac and Krause 4 have shown that micron-sized silicon (325 mesh, 44 μm maximum particle size) can be reversibly cycled at ∼0.25C if the composition is not allowed to reach a critical lithium concentration inducing crystallization of the amorphous alloy. The present results show that fracture aside, a low C-rate would be necessary to avoid lithium plating under such conditions. Liu et al. have argued that upon repeated cycling, large silicon particles crack and break into smaller particles until each particle reaches a critical diameter of approximately ∼150 nm. 25 Assuming isolated particles of this size at a 1C rate, the kinetic overpotential is tolerable at ∼5 mV. However, since silicon nanoparticles are often strongly agglomerated, the effective particle size may be larger, and the exposed surface area correspondingly smaller, than that of the primary particles.
Conclusions
The exchange current density at the silicon-liquid electrolyte interface was measured by EIS on polished silicon wafers of (100) and (111) orientations. An electrochemical cycling regime was used that avoids fracture due to the cycling induced volume change, yet allows stable SEI to be formed. Electrolyte formulations typical of current practice were used (1 M LiPF 6 in EC/DMC (1:1 by weight), with and without 10 wt% FEC and 2 wt% VC). The exchange current density, j o , was found to be ∼0.1 mA/cm 2 for all samples. A model for the overpotential as a function of particle size and C-rate shows that the relatively low j o value combined with the very high volumetric capacity of silicon would preclude the use of micron-scale silicon at high C-rates even in the absence of cycling-induced fracture reduction to submicron primary particle size.
